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Abstract. With the flourish of differentiable neural architecture search
(NAS), automatically searching latency-constrained architectures gives
a new perspective to reduce human labor and expertise. However, the
searched architectures are usually suboptimal in accuracy and may have
large jitters around the target latency. In this paper, we rethink three
freedoms of differentiable NAS, i.e. operation-level, depth-level and width-
level, and propose a novel method, named Three-Freedom NAS (TF-
NAS), to achieve both good classification accuracy and precise latency
constraint. For the operation-level, we present a bi-sampling search al-
gorithm to moderate the operation collapse. For the depth-level, we in-
troduce a sink-connecting search space to ensure the mutual exclusion
between skip and other candidate operations, as well as eliminate the
architecture redundancy. For the width-level, we propose an elasticity-
scaling strategy that achieves precise latency constraint in a progres-
sively fine-grained manner. Experiments on ImageNet demonstrate the
effectiveness of TF-NAS. Particularly, our searched TF-NAS-A obtains
76.9% top-1 accuracy, achieving state-of-the-art results with less latency.
Code is available at https://github.com/AberHu/TF-NAS.
Keywords: Differentiable NAS, Latency-constrained, Three Freedoms
1 Introduction
With the rapid developments of deep learning, ConvNets have been the de
facto method for various computer vision tasks. It takes a long time and sub-
stantial effort to devise many useful models [16,20,21,28,34,36], boosting sig-
nificant improvements in accuracy. However, instead of accuracy improvement,
designing efficient ConvNets with specific resource constraints (e.g. FLOPs, la-
tency, energy) is more important in practice. Manual design requires a huge
number of exploratory experiments, which is time-consuming and labor inten-
sive. Recently, Neural Architecture Search (NAS) has attracted lots of atten-
tions [25,26,32,40,49]. It learns to automatically discover resource-constrained
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architectures, which can achieve better performance than hand-craft architec-
tures.
Most NAS methods are based on reinforcement learning (RL) [37,49,50] or
evolutionary algorithms (EA) [6,9,32], leading to expensive or even unaffordable
computing resources. Differentiable NAS [4,26,40] couples architecture sampling
and training into a supernet to reduce huge resource overhead. This supernet
supports the whole search space with three freedoms, including the operation-
level, the depth-level and the width-level freedoms. However, due to the various
combinations of search freedoms and the coarse-grained discreteness of search
space, differentiable NAS often makes the searched architectures suboptimal with
specific resource constraints. For example, setting the GPU latency constraint to
15ms and carefully tuning the trade-off parameters, we search for architectures
based on the latency objective from ProxylessNAS [4]. The searched architecture
has 15.76ms GPU latency, exceeding the target by a large margin. More analyses
are presented in Sec. 4.5.
To address the above issue, in this paper, we first rethink the operation-
level, the depth-level and the width-level search freedoms, tracing back to the
source of search instability. For the operation-level, we observe operation col-
lapse phenomenon, where the search procedure falls into some fixed operations.
To alleviate such collapse, we propose a bi-sampling search algorithm. For the
depth-level, we analyze the special role of skip operation and explain the mu-
tual exclusion between skip and other operations. Furthermore, we also illustrate
architecture redundancy by a simple case study in Fig. 3. To address these phe-
nomena, we design a sink-connecting search space for NAS. For the width-level,
we explore that due to the coarse-grained discreteness of search space, it is hard
to search target architectures with precise resource constraints (e.g. latency).
Accordingly, we present an elasticity-scaling strategy that progressively refines
the coarse-grained search space by shrinking and expanding the model width,
to precisely ensure the latency constraint. Combining the above components, we
propose Three-Freedom Neural Architecture Search (TF-NAS) to search accu-
rate latency-constrained architectures. To summarize, our main contributions lie
in four-folds:
– Motivated by rethinking the operation-level, the depth-level and the width-
level search freedoms, a novel TF-NAS is proposed to search accurate archi-
tectures with latency constraint.
– We introduce a simple bi-sampling search algorithm to moderate operation
collapse phenomenon. Besides, the mutual exclusion between skip and other
candidate operations, as well as the architecture redundancy, are first con-
sidered to design a new sink-connecting search space. Both of them ensure
the search flexibility and stability.
– By investigating the coarse-grained discreteness of search space, we pro-
pose an elasticity-scaling strategy that progressively shrinks and expands
the model width to ensure the latency constraint in a fine-grained manner.
– Our TF-NAS can search architectures with precise latency on target devices,
achieving state-of-the-art performance on ImageNet classification task. Par-
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ticularly, our searched TF-NAS-A achieves 76.9% top-1 accuracy with only
1.8 GPU days of search time.
2 Related Work
Micro Search focuses on finding robust cells [31,32,33,41,50] and stacking many
copies of them to design the network architecture. AmoebaNet [32] and NAS-
Net [50], which are based on Evolutionary Algorithm (EA) and Reinforcement
Learning (RL) respectively, are the pioneers of micro search algorithms. How-
ever, these approaches take an expensive computational overhead, i.e. over 2,000
GPU days, for searching. DARTS [26] achieves a remarkable efficiency improve-
ment (about 1 GPU day) by formulating the neural architecture search tasks
in a differentiable manner. Following gradient based optimization in DARTS,
GDAS [12] is proposed to sample one sub-graph from the whole directed acyclic
graph (DAG) in one iteration, accelerating the search procedure. Xu et al. [43]
randomly sample a proportion of channels for operation search in cells, leading
to both faster search speed and higher training stability. P-DARTS [5] allows the
depth of architecture to grow progressively in the search procedure, to alleviate
memory/computational overheads and weak search instability. Comparing with
accuracy, it is obvious that micro search algorithms are unfriendly to constrain
the number of parameters, FLOPs and latency for neural architecture search.
Macro Search aims to search the entire neural architecture [4,6,37,38,40,49],
which is more flexible to obtain efficient networks. Baker et al. [1] introduce
MetaQNN to sequentially choose CNN layers using Q-learning with an -greedy
exploration strategy. MNASNet [37] and FBNet [40] are proposed to search effi-
cient architectures with higher accuracy but lower latency. One-shot architecture
search [2] designs a good search space and incorporates path drop when training
the over-parameterized network. Since it suffers from the large memory usage
to train an over-parameterized network, Cai et al. [4] propose ProxylessNAS to
provide a new path-level pruning perspective for NAS. Different from the pre-
vious neural architecture search, EfficientNet [38] proposes three model scaling
factors including width, depth and resolution for network designment. Benefiting
from compounding scales, they achieve state-of-the-art performance on various
computer vision tasks. Inspired by EfficientNet [38], in order to search for flexi-
ble architectures, we rethink three search freedoms, including operation-level,
depth-level and width-level, for latency-constrained differentiable neural ar-
chitecture search.
3 Our Method
3.1 Review of Differentiable NAS
In this paper, we focus on differentiable neural architecture search to search
accurate macro architectures constrained by various inference latencies. Similar
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with [12,26,40], the search problem is formulated as a bi-level optimization:
min
α∈A
Lval (ω
∗, α) + λC (LAT (α)) (1)
s.t. ω∗ = arg min
ω
Ltrain (ω, α) (2)
where ω and α are the supernet weights and the architecture distribution param-
eters, respectively. Given a supernet A, we aim to search a subnet α∗ ∈ A that
minimizes the validation loss Lval (ω
∗, α) and the latency constraint C (LAT (α)),
where the weights ω∗ of supernet are obtained by minimizing the training loss
Ltrain (ω, α) and λ is a trade-off hyperparameter.
Different from RL-based [37,49,50] or EA-based [6,9,32] NAS, where the
outer objective Eq. (1) is treated as reward or fitness, differentiable NAS op-
timizes Eq. (1) by gradient descent. Sampling a subnet from supernet A is
a non-differentiable process w.r.t. the architecture distribution parameters α.
Therefore, a continuous relaxation is needed to allow back-propagation. Assum-
ing there are N operations to be searched in each layer, we define opli and α
l
i
as the i-th operation in layer l and its architecture distribution parameter, re-
spectively. Let xl present the input feature map of layer l. A commonly used
continuous relaxation is based on Gumbel Softmax trick [12,40]:
xl+1 =
∑
i
uli·opli
(
xl
)
, uli =
exp
(
(αli + g
l
i)/τ
)∑
j
exp
(
(αlj + g
l
j)/τ
) (3)
LAT (α) =
∑
l
LAT
(
αl
)
=
∑
l
∑
i
uli·LAT
(
opli
)
(4)
where τ is the temperature parameter, gli is a random variable i.i.d sampled from
Gumbel(0, 1), LAT
(
αl
)
is the latency of layer l and LAT
(
opli
)
is indexed from
a pre-built latency lookup table. The superiority of Gumbel Softmax relaxation
is to save GPU memory by approximate N times and to reduce search time.
That is because only one operation with max uli is chosen during forward pass.
And the gradients of all the αli can be back-propagated through Eq. (3).
3.2 The Search Space
In this paper, we focus on latency-constrained macro search. Inspired by Effi-
cientNet [38], we build a layer-wise search space, which is depicted in Fig. 1 and
Tab. 1. The input shapes and the channel numbers are the same as EfficientNet-
B0 [38]. Different from EfficientNet-B0, we use ReLU in the first three stages.
The reason is that the large resolutions of the early inputs mainly dominate the
inference latency, leading to worse optimization during architecture searching.
Layers from stage 3 to stage 8 are searchable, and each layer can choose
an operation to form the operation-level search space. The basic units of the
candidate operations are MBInvRes (the basic block in MobileNetV2 [34]) with
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(a) Overall Framework of Supernet
(b) Bi-sampling Algorithm (c) Sink-connecting Space (d) Elasticity-scaling Strategy
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Fig. 1. The search space of TF-NAS. It contains (b) operation-level, (c) depth-level
and (d) width-level search freedoms.
Stage Input Operation Cout Act L
1 2242 × 3 3× 3 Conv 32 ReLU 1
2 1123 × 32 MBInvRes 16 ReLU 1
3 1122 × 16 OPS 24 ReLU [1, 2]
4 562 × 24 OPS 40 Swish [1, 3]
5 282 × 40 OPS 80 Swish [1, 4]
6 142 × 80 OPS 112 Swish [1, 4]
7 142 × 112 OPS 192 Swish [1, 4]
8 72 × 192 OPS 320 Swish 1
9 72 × 320 1× 1 Conv 1280 Swish 1
10 72 × 1280 AvgPool 1280 - 1
11 1280 Fc 1000 - 1
OPS Kernel Expansion SE Expansion
k3 e3 3 [2, 4] -
k3 e3 ese1 3 [2, 4] 1
k5 e3 5 [2, 4] -
k5 e3 ese1 5 [2, 4] 1
k3 e6 3 [4, 8] -
k3 e6 ese2 3 [4, 8] 2
k5 e6 5 [4, 8] -
k5 e6 ese2 5 [4, 8] 2
Table 1. Left: Macro architecture of the supernet. “OPS” denotes the operations to
be searched. “MBInvRes” is the basic block in [34]. “Cout” means the output channels.
“Act” denotes the activation function used in a stage. “L” is the number of layers in a
stage, where [a, b] is a discrete interval. If necessary, the down-sampling occurs at the
first operation of a stage. Right: Candidate operations to be searched. “Expansion”
defines the width of an operation and [a, b] is a continuous interval. “SE Expansion”
determines the width of the SE module.
or without Squeeze-and-Excitation (SE) module, which are illustrated in Ap-
pendix A. In our experiments, there are 8 candidate operations to be searched
in each searchable layer. The detailed configurations are listed in Tab. 1. Each
candidate operation has a kernel size k = 3 or k = 5 for the depthwise convolu-
tion, and a continuous expansion ratio e ∈ [2, 4] or e ∈ [4, 8], which constitutes
to the width-level search space. Considering the operations with SE module, the
SE expansion ratio is ese = 1 or ese = 2. In Tab. 1, the ratio of ese to e for
all the candidate operations lies in [0.25, 0.5]. e3 or e6 in the first column of
Tab. 1 defines the expansion ratio is 3 or 6 at the beginning of searching, and e
can vary in [2, 4] or [4, 8] during searching. Following the same naming schema,
MBInvRes at stage 2 has a fixed configuration of k3 e1 ese0.25. Besides, we also
construct a depth-level search space based on a new sink-connecting schema. As
shown in Fig. 1(c), during searching, the outputs of all the layers in a stage are
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connected to a sink point, which is the input to the next stage. After searching,
only one connection, i.e. depth, is chosen in each stage.
3.3 Three-Freedom NAS
In this section, we investigate the operation-level, depth-level and width-level
search freedoms, respectively, and accordingly make considerable improvements
of the search flexibility and stability. Finally, our Three-Freedom NAS is sum-
marized at the end of section.
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Fig. 2. (a)-(b): The counting percentages of the derived operations during searching
by Gumbel Softmax relaxation. (d)-(e): The counting percentages of the derived opera-
tions during searching by bi-sampling algorithm. (c): Training accuracy of the supernet.
(f): Validating accuracy of the supernet. Zoom in for better view.
Rethinking Operation-level Freedom. As demonstrated in Sec. 3.1, NAS
based on Gumbel Softmax relaxation samples one operation per layer during for-
ward pass. It means when optimizing the inner objective Eq. (2), only one path is
chosen and updated by gradient descent. However, due to the alternative update
between ω and α in the bi-level optimization, one path sampling strategy may
focus on some specific operations and update their parameters more frequently
than others. Then the architecture distribution parameters of these operations
will get better when optimizing Eq. (1). Accordingly, the same operation is
more likely to be selected in the next sampling. This phenomenon may cause
the search procedure to fall into the specific operations at some layers, leading
to suboptimal architectures. We call it operation collapse. Although there is a
temperature parameter τ to control the sampling, we find that the operation
collapse still occurs in practice. We conduct an experiment based on our search
space with the Gumbel Softmax relaxation, where τ linearly decreases from 5.0
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Fig. 3. (a)-(b): The mutual exclusion between skip and other operations. (c): A case
study for architecture redundancy.
to 0.2. The results are shown in Fig. 2(a)-(b), where we count the derived oper-
ations for layer 12 and 17 during searching (after each search epoch). It can be
observed that almost 80% architecture derivations fall into specific operations in
both layer 12 and 17, illustrating the occurrence of operation collapse.
To remedy the operation collapse, a straightforward method is early stop-
ping [24,42]. However, it may lead to suboptimal architectures due to incom-
plete supernet training and operation exploration (Appendix E). In this paper,
we propose a simple bi-sampling search algorithm, where two independent paths
are sampled for each time. In this way, when optimizing Eq. (2), two different
paths are chosen and updated in a mini-batch. We implement it by conducting
two times forward but one time backward. The second path is used to enhance
the competitiveness of other operations against the one operation sampling in
Gumbel Softmax. In Sec. 4.3, we conduct several experiments to explore var-
ious sampling strategies for the second path and find random sampling is the
best one. Similarly, we also conduct an experiment based on our bi-sampling
search algorithm and present the results in Fig. 2(d)-(e). Compared with Gum-
bel Softmax based sampling, our bi-sampling strategy is able to explore more
operations during searching. Furthermore, as shown in Fig. 2(c) and Fig. 2(f),
our bi-sampling strategy is superior to the Gumbel Softmax based sampling in
both the supernet accuracy on the training and the validating set.
Rethinking Depth-level Freedom. In order to search for flexible archi-
tectures, an important component of differentiable NAS is depth-level search.
Previous works [6,40] usually add a skip operation in the candidates and search
them together (Fig. 3(a)). In this case, skip has equal importance to other opera-
tions and the probability of op2 is P (α2). However, it makes the search unstable,
where the derived architecture is relatively shallow and the depth has a large
jitter, especially in the early search phase, as shown in orange line in Fig. 4(a).
We argue that it is because the skip has higher priority to rule out other opera-
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tions during searching, since it has no parameter. Therefore, the skip operation
should be independent of other candidates, as depicted in Fig. 3(b). We call it
as the mutual exclusion between skip and other candidate operations. In this
case, skip competes with all the other operations and the probability of op2 is
P (α2, αnoskip). However, directly applying such a scheme will lead to architec-
ture redundancy. Assuming there are two searchable layers in Fig. 3(c). Case 1:
we choose skip in layer 1 and op3 in layer 2. Case 2: we choose op3 in layer 1
and skip in layer 2. Both cases have the same derived architectures op3 but quite
different architecture distributions. As the number of searchable layers increases,
such architecture redundancy will be more serious.
To address the above issue, we introduce a new sink-connecting search space
to ensure the mutual exclusion between skip and other candidate operations, as
well as eliminate the architecture redundancy. The basic framework is illustrated
in Fig. 1(c), where the outputs of all the layers in a stage are connected to a
sink point. During searching, the weighted sum of the output feature maps is
calculated at the sink point, which is the input to the next stage. When deriving
architectures, only one connection, i.e. depth, is chosen in each stage. Obvi-
ously, our sink-connecting search space makes the skip operation independent
of the other candidates and has no architecture redundancy, because if a layer
is skipped, then all the following layers in the same stage are also skipped. Let
βsl be the architecture distribution parameter of l-th connection in stage s. We
employ a Softmax function as the continuous relaxation:
xs+1 =
∑
l∈s
vsl ·xl, vsl =
exp (βsl )∑
k
exp (βsk)
(5)
Lat(α, β) =
∑
s
∑
l∈s
vsl · Lat(αl) =
∑
s
∑
l∈s
∑
i
vsl · uli · Lat(opli) (6)
Blue line in Fig. 4(a) shows the search on sink-connecting search space. It
is obvious that the search procedure is stable and the derived depth converges
quickly. We do not sample for depth-level search, because if bi-sampling for β, we
must independently sample 2 paths of depth and operation, respectively, leading
to 4 times forward, which notably increases GPU memory and search time.
Rethinking Width-level Freedom. Due to the coarse-grained discrete-
ness of search space, current NAS methods cannot satisfy the precise latency
constraints. Each searchable layer has a fixed number of channels for the candi-
date operations, which means each layer has a fixed number of latency options.
Furthermore, in each stage, all the layers excluding the first one have the same
input and output shapes, so the latency options of these layers are all the same.
Although the search space of NAS is huge (e.g. it is 1021 for FBNet [40]), the
statuses of architectures with different latencies are finite and discrete. Due to
the coarse-grained search space for latency, some target latency cannot be pre-
cisely satisfied, leading to instability during architecture searching. For example,
setting the target latency to be 15ms, we search two architectures: one is 14.32ms
and the other is 15.76ms. Both of them have around 0.7ms gaps for the target
latency. More analyses are presented in Sec. 4.5.
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latency w/wo elasticity-scaling. All the search procedures are repeated 5 times, and we
plot the mean, the maximum and the minimum. Zoom in for better view.
In order to refine the coarse-grained search space for latency, previous works [13,40]
introduce a global scaling factor or add additional candidate operations for
width-level search. However, these methods are not flexible. Inspired by Mor-
phNet [14], we propose an elasticity-scaling approach that adaptively shrinks
and expands the model width to precisely satisfy the latency constraint in a
progressively fine-grained manner. Our approach does not increase additional
GPU memory and is insensitive to hyperparameter settings.
Given a supernet, we derive a discrete seed network (sn) based on the current
architecture distribution parameters, where the strongest operation in each layer
and the strongest depth in each stage are chosen. We can multiply sn by a scaling
factor γ to control the width. Let γ · sni:j be a network whose layer width from
stage i to stage j is multiplied by γ. Our elasticity-scaling strategy is presented
in Algorithm 1, including a global scaling (i = 3) and a series of progressively
fine-grained scaling (i = 4 . . . 8). Note that the searchable stages are from stage
3 to stage 8 in our search space. More implementation details can be found
in Appendix C. In Fig. 4 (b), we observe that our elasticity-scaling strategy is
effective in stabilizing the architecture search with the precise latency constraint.
Algorithm 1 Elasticity-scaling Strategy
1: Derive a seed network sn from the supernet A.
2: for i = 3, . . . , 8 do
3: Find the largest γ such that LAT (γ · sni:8) ≤ lattarget.
4: Set sn = γ · sni:8.
5: end for
6: Put sn back to the supernet A.
7: return A;
10 Y. Hu et al.
Overall Algorithm. Our Three-Freedom NAS (TF-NAS) contains all above
components: the bi-sampling search algorithm, the sink-connecting search space
and the elasticity-scaling strategy. It finds latency-constrained architectures from
the supernet (Tab. 1) by solving the following bi-level problem:
min
α,β
Lval (ω
∗, α, β) + λC (LAT (α, β)) (7)
s.t. ω∗ = arg min
ω
Lt g (ω, α, β) + Lt r (ω, α, β) (8)
where Lt g and Lt r denote the training losses for Gumbel Softmax based sam-
pling and random sampling, respectively. The latency-constrained objectives
in [40,4] do not employ the target latency, leading to imprecise latency compared
with the target one. Therefore, we introduce a new objective that explicitly con-
tains the target latency lattarget:
C (LAT (α, β)) = max
(
LAT (α, β)
lattarget
− 1, 0
)
(9)
The continuous relaxations of α and β are based on Eq. (3)-(4) and Eq. (5)-
(6), respectively. We employ elasticity-scaling after each searching epoch, making
it barely increase the search time. After searching, the best architecture is derived
from the supernet based on α and β, where the strongest operation in each layer
and the strongest depth in each stage are chosen.
4 Experiments
4.1 Dataset and Settings
All the experiments are conducted on ImageNet [10] under the mobile set-
ting. Similar with [3], the latency is measured with a batch size of 32 on a
Titan RTX GPU. We set the number of threads for OpenMP to 1 and use Py-
torch1.1+cuDNN7.6.0 to measure the latency. Before searching, we pre-build a
latency look up table as described in [3,40]. To reduce the search time, we choose
100 classes from the original 1000 classes to train our supernet. The supernet is
trained for 90 epochs, where the first 10 epochs do not update the architecture
distribution parameters. This procedure takes about 1.8 days on 1 Titan RTX
GPU. After searching, the derived architecture is trained from scratch on the
whole ImageNet training set. For fair comparison, we train it for 250 epochs
with standard data augmentation [4], in which no auto-augmentation or mixup
is used. More experimental details are provided in Appendix B.
4.2 Comparisons with Current SOTA
We compare TF-NAS with various manually designed and automatically searched
architectures. According to the latency, we divide them into four groups. For
each group, we set a target latency and search an architecture. Totally, there
are four latency settings, including 18ms, 15ms, 12ms and 10ms, and the final
architectures are named as TF-NAS-A, TF-NAS-B, TF-NAS-C and TF-NAS-D,
respectively. The comparisons are presented in Tab. 2. There is a slight latency
error for each model. As shown in [4], the error mainly comes from the slight
difference between the pre-built lookup table and the actual inference latency.
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As shown in Tab. 2, our TF-NAS-A achieves 76.9% top-1 accuracy, which is
better than NASNet-A [50] (+2.9%), PC-DARTS [43] (+1.1%), MixNet-S [39]
(+1.1%) and EfficientNet-B0 [38] (+0.6%). For the GPU latency, TF-NAS-A
is 6.2ms, 2.15ms, 1.83ms and 1.23ms better than NASNet-A, MdeNAS, PC-
DARTS, MixNet-S and EfficientNet-B0, respectively. In the second group, our
TF-NAS-B obtains 76.3% top-1 accuracy with 15.06ms. It exceeds the micro
search methods (DARTS [26], DGAS [12], SETN [11], CARS-I [44]) by an av-
erage of 2.1%, and the macro search methods (SCARLET-C [6], DenseNAS-
Large [13]) by an average of 0.5%. For the 12ms latency group, our TF-NAS-C
is superior to ShuffleNetV1 2.0x [46], AtomNAS-A [29], FBNet-C [40] and Prox-
ylessNAS (GPU) [4] both in accuracy and latency. Besides, it is comparable with
MobileNetV3 [18] and MnasNet-A1 [37]. Note that MnasNet-A1 is trained for
more epochs than our TF-NAS-C (350 vs 250). Obviously, training longer makes
an architecture generalize better [17]. In the last group, our TF-NAS-D achieve
74.2% top-1 accuracy, outperforming MobileNetV1 [19] (+3.6%), ShuffleNetV1
1.5x [46] (+2.6%) and FPNASNet [8] (+0.9%) by large margins.
Further to investigate the impact of the SE module, we remove SE from our
candidate operations and search new architectures based on the four latency set-
tings. The result architectures are marked as TF-NAS-A-wose, TF-NAS-B-wose,
TF-NAS-C-wose and TF-NAS-D-wose. As shown in Tab. 2, they obtain 76.5%,
76.0%, 75.0% and 74.0% top-1 accuracy, respectively, which are competitive with
or even superior to the previous state-of-the-arts. Due to the page limitation,
more results are presented in Appendix.
4.3 Analyses of Bi-sampling Search Algorithm
As described in Sec. 3.3, our bi-sampling algorithm samples two paths in the
forward pass. One path is based on Gumbel Softmax trick and the other is se-
lected from the remaining paths. In this subsection, we set the target latency to
15ms and employ four types of sampling methods for the second path, including
the Gumbel Softmax (Gumbel), the minimum architecture distribution parame-
ter (minαl), the maximum architecture distribution parameter (maxαl) and the
random sampling (Random). As shown in Tab. 3, compared with other methods,
random sampling achieves the best top-1 accuracy. As a consequence, we employ
random sampling in our bi-sampling search algorithm. Another interesting ob-
servation is that Gumbel+Gumbel and Gumbel+maxαl are inferior to one path
Gumbel sampling strategy. This is due to the fact that both Gumbel+Gumbel
and Gumbel+maxαl will exacerbate the operation collapse phenomenon, lead-
ing to inferior architectures. Compared with one path Gumbel sampling, our
bi-sampling algorithm increases the search time by 0.3 GPU day, but makes a
significant improvement in top-1 accuracy (76.3% vs 75.8%).
4.4 Analyses of Sink-connecting Search Space
As mentioned in Sec. 3.3, skip operation has a special role in depth-level search.
Ensuring the mutual exclusion between skip and other candidate operations,
as well as eliminating the architecture redundancy are important stability fac-
tors for the architecture search procedure. In this subsection, we set the target
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Architecture
Top-1
Acc(%)
GPU
Latency
FLOPs
(M)
Training
Epochs
Search Time
(GPU days)
Venue
NASNet-A [50] 74.0 24.23ms 564 - 2,000 CVPR’18
PC-DARTS [43] 75.8 20.18ms 597 250 3.8 ICLR’20
MixNet-S [39] 75.8 19.86ms 256 - - BMVC’19
EfficientNet-B0 [38] 76.3 19.26ms 390 350 - ICML’19
TF-NAS-A-wose (Ours) 76.5 18.07ms 504 250 1.8 -
TF-NAS-A (Ours) 76.9 18.03ms 457 250 1.8 -
DARTS [26] 73.3 17.53ms 574 250 4 ICLR’19
DGAS [12] 74.0 17.23ms 581 250 0.21 CVPR’19
SETN [11] 74.3 17.42ms 600 250 1.8 ICCV’19
MobileNetV2 1.4x [34] 74.7 16.18ms 585 - - CVPR’18
CARS-I [44] 75.2 17.80ms 591 250 0.4 CVPR’20
SCARLET-C [6] 75.6 15.09ms 280 - 12 ArXiv’19
DenseNAS-Large [13] 76.1 15.71ms 479 240 2.67 CVPR’20
TF-NAS-B-wose (Ours) 76.0 15.09ms 433 250 1.8 -
TF-NAS-B (Ours) 76.3 15.06ms 361 250 1.8 -
ShuffleNetV1 2.0x [46] 74.1 14.82ms 524 240 - CVPR’18
AtomNAS-A [29] 74.6 12.21ms 258 350 - ICLR’20
FBNet-C [40] 74.9 12.86ms 375 360 9 CVPR’19
ProxylessNAS (GPU) [4] 75.1 12.02ms 465 300 8.3 ICLR’18
MobileNetV3 [18] 75.2 12.36ms 219 - - ICCV’19
MnasNet-A1 [37] 75.2 11.98ms 312 350 288 CVPR’18
TF-NAS-C-wose (Ours) 75.0 12.06ms 315 250 1.8 -
TF-NAS-C (Ours) 75.2 11.95ms 284 250 1.8 -
MobileNetV1 [19] 70.6 9.73ms 569 - - ArXiv’17
ShuffleNetV1 1.5x [46] 71.6 10.84ms 292 240 - CVPR’18
FPNASNet [8] 73.3 11.60ms 300 - 0.83 ICCV’19
TF-NAS-D-wose (Ours) 74.0 10.10ms 286 250 1.8 -
TF-NAS-D (Ours) 74.2 10.08ms 219 250 1.8 -
Table 2. Comparisons with state-of-the-art architectures on the ImageNet classifica-
tion task. For the competitors, we directly cite the FLOPs, the training epochs, the
search time and the top-1 accuracy from their original papers or official codes. For the
GPU latency, we measure it with a batch size of 32 on a Titan RTX GPU.
Sampling Top-1 Acc(%) GPU Latency FLOPs(M) Search Time
Gumbel 75.8 15.05ms 374 1.5 days
Gumbel+Gumbel 75.7 15.04ms 371 1.8 days
Gumbel+minαl 76.0 15.11ms 368 1.8 days
Gumbel+maxαl 75.5 14.92ms 354 1.8 days
Gumbel+Random 76.3 15.06ms 361 1.8 days
Table 3. Comparisons with different sampling methods for the second path in bi-
sampling search algorithm.
Method
Mutual
Exclusion
Architecture
Redundancy
Top-1 Acc(%) GPU Latency FLOPs(M)
skip in candidates × × 75.6 15.10ms 384
skip out candidates
√ × 76.1 15.07ms 376
sink-connecting
√ √
76.3 15.06ms 361
Table 4. Comparisons with different depth-level search spaces.
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latency to 15ms and compare our sink-connecting search space with the other
two depth-level search spaces. The results are presented in Tab. 4, where “skip
in candidates” means adding the skip operation in the candidates (Fig. 3(a)),
and “skip out candidates” denotes putting the skip operation independent of
the candidates (Fig. 3(b)). Obviously, our “sink-connecting” achieves the best
top-1 accuracy, demonstrating its effectiveness in finding accurate architectures
during searching. The “skip out candidates” beats the “skip in candidates” by
about 0.5% top-1 accuracy, and the “sink-connecting” is 0.2% higher than the
“skip out candidates”. The former achieves more improvement than the later,
indicating that the mutual exclusion between skip and other operations is more
important than the architecture redundancy.
4.5 Analyses of Elasticity-scaling Strategy
The key to search latency-constrained architectures is the differentiable latency
objective C (LAT (α, β)) in Eq. (7). Previous methods [40,4] employ diverse la-
tency objectives with one or two hyperparameters. We list them in Tab. 5 and
name them as C1 and C2, respectively. By tuning the hyperparameters, both
C1 and C2 can be trade-off between the accuracy and the latency. We set the
target latency to 15ms and directly employ C1 and C2 (without elasticity-scaling
strategy) to search architectures. We try our best to fine-tune the hyperparam-
eters in C1 and C2, so that the searched architectures conform to the latency
constraint as much as possible. The search procedure is repeated 5 times for each
latency objective, and we plot the average latencies of the derived architectures
during searching (orange lines in Fig. 5(a)-(b)). It is obvious that both C1 and
C2 cannot reach the target latency before the first 50 epochs. After that, the ar-
chitecture searched by C1 fluctuates down and up around the target latency, but
the architecture searched by C2 always exceeds the target latency. We also plot
the results of our proposed latency objective Eq. (9) (orange line in Fig. 4(b))
and find it is more precise than C1 and C2 after the first 30 epochs. The reason
is that the target latency term is explicitly employed in our latency objective.
The proposed elasticity-scaling strategy is the vital component in our TF-
NAS to ensure the searched architectures precisely satisfy the target latency.
By employing it, all the objectives are able to quickly search latency-satisfied
architectures (blue lines in Fig. 4(b), Fig. 5(a) and Fig. 5(b)), demonstrating the
effectiveness and the versatility of our elasticity-scaling strategy. Furthermore,
we also evaluate the searched architectures based on C1, C2 and our proposed
objective with and without elasticity-scaling. As shown in Tab. 5, our method
achieves the best top-1 accuracy at 15ms latency constraint, which is slightly
superior to C2 and beats C1 by a large margin no matter with or without
elasticity-scaling. Therefore, explicitly introducing the target latency into the
latency-constrained objective not only stabilizes large latency changes but also
facilitates more accurate architecture discovery. Another observation is that un-
der the similar backbone, the searched architectures with less/greater latencies
than the target usually obtain lower/higher top-1 accuracies, especially when
the latency gap is large. For example, C1 with elasticity-scaling achieves 75.9%
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Fig. 5. (a): The searched latency by C1 w/wo elasticity-scaling. (b): The searched
latency by C2 w/wo elasticity-scaling. All the search procedures are repeated 5 times,
and we plot the mean, the maximum and the minimum. Zoom in for better view.
top-1/15.05ms, which beats its counterpart without elasticity-scaling (75.6% top-
1/14.32ms) by 0.3% top-1 accuracy and the latency gap is approximate 0.7ms.
Name Formulation Elasticity-scaling Top-1 Acc(%) GPU Latency
C1 [40] λ1 log [(LAT (α, β))]
λ2 × 75.6 14.32ms√
75.9 15.05ms
C2 [4] λ1 (LAT (α, β))
× 76.2 15.76ms√
76.1 15.08ms
Ours λ1 max
(
LAT (α,β)
lattarget
− 1, 0
) × 76.3 15.28ms√
76.3 15.06ms
Table 5. Comparisons with different latency objectives w/wo elasticity-scaling.
5 Conclusion
In this paper, we have proposed Three-Freedom NAS (TF-NAS) to seek an
architecture with good accuracy as well as precise latency on the target de-
vices. For operation-level, the proposed bi-sample search algorithm moderates
the operation collapse in Gumbel Softmax relaxation. For depth-level, a novel
sink-connecting search space is defined to address the mutual exclusion between
skip operation and other candidate operations, as well as architecture redun-
dancy. For width-level, an elasticity-scaling strategy progressively shrinks or ex-
pands the width of operations, contributing to precise latency constraint in a
fine-grained manner. Benefiting from investigating the three freedoms of differ-
entiable NAS, our TF-NAS achieves state-of-the-art performance on ImageNet
classification task. Particularly, the searched TF-NAS-A achieves 76.9% top-1
accuracy with less latency and training epochs.
Rethinking Three Search Freedoms of Differentiable NAS 15
Acknowledgement This work is partially funded by Beijing Natural Science
Foundation (Grant No. JQ18017) and Youth Innovation Promotion Association
CAS (Grant No. Y201929).
16 Y. Hu et al.
References
1. Baker, B., Gupta, O., Naik, N., Raskar, R.: Designing neural network architectures
using reinforcement learning. In: ICLR (2017)
2. Bender, G., Kindermans, P., Zoph, B., Vasudevan, V., Le, Q.V.: Understanding
and simplifying one-shot architecture search. In: ICML (2018)
3. Cai, H., Gan, C., Han, S.: Once for all: Train one network and specialize it for
efficient deployment. In: NeurIPS (2019)
4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on target
task and hardware. In: ICLR (2019)
5. Chen, X., Xie, L., Wu, J., Tian, Q.: Progressive differentiable architecture search:
Bridging the depth gap between search and evaluation. In: ICCV (2019)
6. Chu, X., Zhang, B., Li, J., Li, Q., Xu, R.: Scarletnas: Bridging the gap between
scalability and fairness in neural architecture search. arXiv (2019)
7. Cubuk, E.D., Zoph, B., Mane´, D., Vasudevan, V., Le, Q.V.: Autoaugment: Learning
augmentation policies from data. In: CVPR (2018)
8. Cui, J., Chen, P., Li, R., Liu, S., Shen, X., Jia, J.: Fast and practical neural
architecture search. In: ICCV (2019)
9. Dai, X., Zhang, P., Wu, B., Yin, H., Sun, F., Wang, Y., Dukhan, M., Hu, Y., Wu,
Y., Jia, Y., Vajda, P., Uyttendaele, M., Jha, N.K.: Chamnet: Towards efficient
network design through platform-aware model adaptation. In: CVPR (2019)
10. Deng, J., Dong, W., Socher, R., Li, L., Li, K., Li, F.: Imagenet: A large-scale
hierarchical image database. In: CVPR (2009)
11. Dong, X., Yang, Y.: One-shot neural architecture search via self-evaluated template
network. In: ICCV (2019)
12. Dong, X., Yang, Y.: Searching for a robust neural architecture in four GPU hours.
In: CVPR (2019)
13. Fang, J., Sun, Y., Zhang, Q., Li, Y., Liu, W., Wang, X.: Densely connected search
space for more flexible neural architecture search. In: CVPR (2020)
14. Gordon, A., Eban, E., Nachum, O., Chen, B., Wu, H., Yang, T., Choi, E.: Mor-
phnet: Fast & simple resource-constrained structure learning of deep networks. In:
CVPR (2018)
15. Guo, Z., Zhang, X., Mu, H., Heng, W., Liu, Z., Wei, Y., Sun, J.: Single path
one-shot neural architecture search with uniform sampling. In: ECCV (2020)
16. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition.
In: CVPR (2016)
17. Hoffer, E., Hubara, I., Soudry, D.: Train longer, generalize better: closing the gen-
eralization gap in large batch training of neural networks. In: NeurIPS (2017)
18. Howard, A., Sandler, M., Chu, G., Chen, L., Chen, B., Tan, M., Wang, W., Zhu,
Y., Pang, R., Vasudevan, V., Le, Q.V., Adam, H.: Searching for mobilenetv3. In:
ICCV (2019)
19. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-
dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks for
mobile vision applications. arXiv (2017)
20. Hu, J., Shen, L., Sun, G.: Squeeze-and-excitation networks. In: CVPR (2018)
21. Huang, G., Liu, Z., van der Maaten, L., Weinberger, K.Q.: Densely connected
convolutional networks. In: CVPR (2017)
22. Krizhevsky, A., Hinton, G.: Learning multiple layers of features from tiny images.
Technical Report (2009)
Rethinking Three Search Freedoms of Differentiable NAS 17
23. Li, G., Qian, G., Delgadillo, I.C., Mu¨ller, M., Thabet, A.K., Ghanem, B.: SGAS:
sequential greedy architecture search. In: CVPR (2020)
24. Liang, H., Zhang, S., Sun, J., He, X., Huang, W., Zhuang, K., Li, Z.: DARTS+:
improved differentiable architecture search with early stopping. arXiv (2019)
25. Liu, C., Zoph, B., Neumann, M., Shlens, J., Hua, W., Li, L., Fei-Fei, L., Yuille,
A.L., Huang, J., Murphy, K.: Progressive neural architecture search. In: ECCV
(2018)
26. Liu, H., Simonyan, K., Yang, Y.: DARTS: differentiable architecture search. In:
ICLR (2019)
27. Luo, R., Tian, F., Qin, T., Liu, T.: Neural architecture optimization. In: NeurIPS
(2018)
28. Ma, N., Zhang, X., Zheng, H., Sun, J.: Shufflenet V2: practical guidelines for effi-
cient CNN architecture design. In: ECCV (2018)
29. Mei, J., Li, Y., Lian, X., Jin, X., Yang, L., Yuille, A.L., Yang, J.: Atomnas: Fine-
grained end-to-end neural architecture search. In: ICLR (2020)
30. Nayman, N., Noy, A., Ridnik, T., Friedman, I., Jin, R., Zelnik-Manor, L.: Xnas:
Neural architecture search with expert advice. In: NeurIPS (2019)
31. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecture
search via parameter sharing. In: ICML (2018)
32. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-
sifier architecture search. In: AAAI (2019)
33. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-
rakin, A.: Large-scale evolution of image classifiers. In: ICML (2017)
34. Sandler, M., Howard, A.G., Zhu, M., Zhmoginov, A., Chen, L.: Mobilenetv2: In-
verted residuals and linear bottlenecks. In: CVPR (2018)
35. Shaw, A., Wei, W., Liu, W., Song, L., Dai, B.: Meta architecture search. In:
NeurIPS (2019)
36. Szegedy, C., Vanhoucke, V., Ioffe, S., Shlens, J., Wojna, Z.: Rethinking the incep-
tion architecture for computer vision. In: CVPR (2016)
37. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le, Q.V.:
Mnasnet: Platform-aware neural architecture search for mobile. In: CVPR (2019)
38. Tan, M., Le, Q.V.: Efficientnet: Rethinking model scaling for convolutional neural
networks. In: ICML (2019)
39. Tan, M., Le, Q.V.: Mixconv: Mixed depthwise convolutional kernels. In: BMVC
(2019)
40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia,
Y., Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable
neural architecture search. In: CVPR (2019)
41. Xie, S., Zheng, H., Liu, C., Lin, L.: SNAS: stochastic neural architecture search.
In: ICLR (2019)
42. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecture
search: Will a submodularity assumption help? In: ICCV (2019)
43. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G., Tian, Q., Xiong, H.: PC-DARTS:
partial channel connections for memory-efficient differentiable architecture search.
In: ICLR (2020)
44. Yang, Z., Wang, Y., Chen, X., Shi, B., Xu, C., Xu, C., Tian, Q., Xu, C.: Cars:
Continuous evolution for efficient neural architecture search. In: CVPR (2020)
45. Zhang, H., Cisse´, M., Dauphin, Y.N., Lopez-Paz, D.: mixup: Beyond empirical risk
minimization. In: ICLR (2018)
46. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-
tional neural network for mobile devices. In: CVPR (2018)
18 Y. Hu et al.
47. Zheng, X., Ji, R., Tang, L., Zhang, B., Liu, J., Tian, Q.: Multinomial distribution
learning for effective neural architecture search. In: ICCV (2019)
48. Zhong, Z., Zheng, L., Kang, G., Li, S., Yang, Y.: Random erasing data augmenta-
tion. In: AAAI (2020)
49. Zoph, B., Le, Q.V.: Neural architecture search with reinforcement learning. In:
ICLR (2017)
50. Zoph, B., Vasudevan, V., Shlens, J., Le, Q.V.: Learning transferable architectures
for scalable image recognition. In: CVPR (2018)
A Details of MBInvRes w/wo SE Module
The basic units of the candidate operations in our search space are MBInvRes
with or without SE [20] module. As illustrated in Fig. 6, a MBInvRes without
SE contains a point-wise convolution, followed by a k× k depthwise convolution
and another point-wise convolution. Activation functions (ReLU or Swish) are
equipped with the first point-wise convolution and the depthwise convolution,
but not the last point-wise convolution. If the output shape is same as the
input shape, we add a skip connection from the input to the output. As for
the MBInvRes with SE, according to [18,38], we put the SE module on the
depthwise convolution, where a SE module consists of an average pooling, two
fully connected layers and a sigmoid function.
1×1 Conv, BN,  
ReLU/Swish
k×k DWConv, BN,  
ReLU/Swish
1×1 Conv, BN
1×1 Conv, BN,  
ReLU/Swish
k×k DWConv, BN,  
ReLU/Swish
1×1 Conv, BN
(a) wo SE, stride=2 (b) wo SE, stride=1
1×1 Conv, BN,  
ReLU/Swish
k×k DWConv, BN,  
ReLU/Swish
1×1 Conv, BN
AvgPool, 1×1 Conv, 
ReLU/Swish
1×1 Conv, 
Sigmoid
1×1 Conv, BN,  
ReLU/Swish
k×k DWConv, BN,  
ReLU/Swish
1×1 Conv, BN
AvgPool, 1×1 Conv, 
ReLU/Swish
1×1 Conv, 
Sigmoid
(c) w SE, stride=2 (d) w SE, stride=1
Fig. 6. Illustrations of MBInvRes with or without SE module.
B More Details of Experimental Settings
In this section, we describe more details of experimental settings to facilitate
other researchers to reproduce our results.
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Dataset. All the experiments are conducted on the ImageNet [10] dataset,
which is a well-known and large-scale image classification benchmark. It totally
contains 1.28 million images of 1,000 classes for training, and 50K images for
validation. We employ the mobile setting in this paper, where the size of input
images is 224×224 and the number of multiply-add operations is less than 600M.
Latency Measurement. Similar with [3], the latency is measured with a
batch size of 32 on a Titan RTX GPU. We set the number of threads for OpenMP
to 1 and use Pytorch1.1+cuDNN7.6.0 to measure the latency. Before searching,
we pre-build a latency look up table as described in [3,40].
Our TF-NAS consists of two stages: architecture search and architecture eval-
uation. In architecture search, we train the supernet (Tab. 1 in the main text) on
the ImageNet training set to find optimal architecture distribution parameters.
In architecture evaluation, we derive the best architecture from the distribution
parameters and train it from scratch.
Architecture Search. Similar with [40], our supernet is trained for 90
epochs with a batch size of 32, where the first 10 epochs do not update the
architecture distribution parameters α and β to allow the supernet weights ω
to be sufficiently trained first. To reduce the search time, we choose 100 classes
from the original 1,000 classes to train our supernet. Instead of randomly sam-
pling 100 classes as in [13,40], we first employ a pre-trained EfficientNet-B0 [38]
to classify all the training images in ImageNet and calculate the top-1 accuracy
of each class. Secondly, we resort the original 1,000 classes according to their
accuracies and divide them into 100 groups. For each group, we randomly select
one class to form the training set for our supernet. The supernet weights ω are
trained on 80% of the training set by SGD. We set the initial learning rate to
0.025 and anneal it down to zero by a cosine decaying schedule. The momentum
is 0.9, and the weight decay is 1e-5. For the architecture distribution parameters
α and β, we train them on the remaining 20% of the training set by Adam. The
learning rate, momentum and weight decay are set to 0.01, (0.5, 0.999) and 5e-4,
respectively. We apply alternative optimization strategy to solve the bi-level op-
timization problem (Eq. 7-8 in the main text). The temperature parameter τ is
initially set to 5.0 and annealed by a factor of 0.96 for each epoch after the first
10 epochs. Besides, the trade-off parameter λ is set to 0.1 in our experiments. We
employ standard data augmentation [16] to train our supernet. The architecture
search procedure takes about 1.8 days on 1 Titan RTX GPU.
Architecture Evaluation. After the supernet training, we derive the best
architecture from the final architecture distribution parameters α∗ and β∗, where
the strongest operation in each layer and the strongest depth in each stage are
chosen. The strengths of operations and depths are formulated as:
operation strengthli =
exp
(
α∗li
)∑
j
exp
(
α∗lj
) (10)
depth strengthsl =
exp (β∗sl )∑
k
exp (β∗sk )
(11)
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The derived architecture is trained from scratch on the whole ImageNet train-
ing set and tested on the ImageNet validation set. We train it by SGD with a
batch size of 512, a momentum of 0.9 and a weight decay of 1e-5. The initial
learning rate is set to 0.2 and annealed down to zero by a cosine decaying sched-
ule. For fair comparison, we train the architecture for 250 epochs with standard
data augmentation [4], where no auto-augmentation [7], mixup [45], random
erase [48] or any other augmentation is used. Linear warm-up is applied for the
first 5 epochs due to the large batch size and learning rate. We employ a label
smooth of 0.1 and set the dropout rate to 0.2, 0.2, 0.2 and 0.1 for TF-NAS-
A/TF-NAS-A-wose, TF-NAS-B/TF-NAS-B-wose, TF-NAS-C/TF-NAS-C-wose
and TF-NAS-D/TF-NAS-D-wose, respectively.
C Implementation Details of Elasticity-scaling
Considering the detailed implementation of elasticity-scaling, we pre-allocate a
full-width weight space for each candidate operation in the supernet. Once the
width of an operation is changed by elasticity-scaling, we resort the channels
according to their importance and choose the most important ones. The channel
importance is calculated by the L1 norm of its corresponding weight. For exam-
ple, when shrinking channels from n to m (m < n), we choose the top-m channels
whose weights are shared with the full-width weight space (Fig. 7(b)-(c)). Then,
the shrunk operation is put back to the supernet, as shown in Fig. 7(d). If the
same operation needs to be expanded in the future, the dropped channels can
be reused. This weight sharing manner makes our approach no need to increase
additional GPU memory.
op1 op2 op8... op2
0.6  0.1  0.8  0.3
Full-width
Weight Space
op2
0.6  0.1  0.8  0.3
Full-width
Weight Space
op1 op2 op8...
(a) A Layer in Supernet (b) Derived Layer in Seednet (c) After Scaling (d) Back to Supernet
Fig. 7. An example of shrinking an operation in the supernet.
D More Comparison Results
Due to the page limitation, we only report some important methods in the main
text Tab. 2. In this section, we compare our TF-NAS-A/B/C/D and TF-NAS-
A/B/C/D-wose with more competitors under the mobile setting on ImageNet.
The results are presented in Tab. 6.
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Architecture
Top-1
Acc(%)
GPU
Latency
FLOPs
(M)
Training
Epochs
Search Time
(GPU days)
Venue
NASNet-A [50] 74.0 24.23ms 564 - 2,000 CVPR’18
RCNet-B [42] 74.7 20.93ms 471 400 8 ICCV’18
MdeNAS [47] 75.2 18.65ms 516 250 2 ICCV’19
PC-DARTS [43] 75.8 20.18ms 597 250 3.8 ICLR’20
MixNet-S [39] 75.8 19.86ms 256 - - BMVC’19
SGAS (Cri.2) [23] 75.9 19.59ms 598 250 0.25 CVPR’20
XNAS [30] 76.0 18.86ms 592 250 0.3 NeurIPS’19
EfficientNet-B0 [38] 76.3 19.26ms 390 350 - ICML’19
TF-NAS-A-wose (Ours) 76.5 18.07ms 504 250 1.8 -
TF-NAS-A (Ours) 76.9 18.03ms 457 250 1.8 -
DARTS [26] 73.3 17.53ms 574 250 4 ICLR’19
DGAS [12] 74.0 17.23ms 581 250 0.21 CVPR’19
PNASNet-5 [25] 74.2 16.04ms 588 250 150 ECCV’18
SETN [11] 74.3 17.42ms 600 250 1.8 ICCV’19
NAO [27] 74.3 16.33ms 584 250 24 NeurIPS’18
BASE [35] 74.3 16.19ms 559 - 8.04 NeurIPS’19
MobileNetV2 1.4× [34] 74.7 16.18ms 585 - - CVPR’18
CARS-I [44] 75.2 17.80ms 591 250 0.4 CVPR’20
P-DARTS [5] 75.6 17.79ms 557 250 0.3 ICCV’19
SCARLET-C [6] 75.6 15.09ms 280 - 12 ArXiv’19
DenseNAS-Large [13] 76.1 15.71ms 479 240 2.67 CVPR’20
TF-NAS-B-wose (Ours) 76.0 15.09ms 433 250 1.8 -
TF-NAS-B (Ours) 76.3 15.06ms 361 250 1.8 -
SNAS (mild) [41] 72.7 12.61ms 522 250 1.5 ICLR’19
ShuffleNetV1 2.0× [46] 74.1 14.82ms 524 240 - CVPR’18
AtomNAS-A [29] 74.6 12.21ms 258 350 - ICLR’20
FBNet-C [40] 74.9 12.86ms 375 360 9 CVPR’19
SPOS [15] 74.9 11.89ms 328 240 12 ECCV’20
ProxylessNAS (GPU) [4] 75.1 12.02ms 465 300 8.3 ICLR’18
MobileNetV3 [18] 75.2 12.36ms 219 - - ICCV’19
MnasNet-A1 [37] 75.2 11.98ms 312 350 288 CVPR’18
TF-NAS-C-wose (Ours) 75.0 12.06ms 315 250 1.8 -
TF-NAS-C (Ours) 75.2 11.95ms 284 250 1.8 -
MobileNetV1 [19] 70.6 9.73ms 569 - - ArXiv’17
ShuffleNetV1 1.5× [46] 71.6 10.84ms 292 240 - CVPR’18
MobileNetV2 [34] 72.0 11.15ms 300 - - CVPR’18
FPNASNet [8] 73.3 11.60ms 300 - 0.83 ICCV’19
MobileNetV3 0.75x [18] 73.3 10.01ms 155 - - ICCV’19
TF-NAS-D-wose (Ours) 74.0 10.10ms 286 250 1.8 -
TF-NAS-D (Ours) 74.2 10.08ms 219 250 1.8 -
Table 6. More comparison results under the mobile setting on the ImageNet classifi-
cation task. For the competitors, we directly cite the FLOPs, the training epochs, the
search time and the top-1 accuracy from their original papers or official codes.
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E Comparison with Early Stopping
In operation-level search, there is a straightforward method to remedy the op-
eration collapse, i.e. early stopping. In this section, we compare our bi-sampling
algorithm with the previous early stopping method [24]. For early stopping, we
conduct a search by Gumbel sampling and Criterion 1* in [24]. Since we find
there are several layers that cannot meet the original Criterion 1* during search-
ing, we relax to stop when the ranking of architecture parameters for 3/4 layers
becomes stable for 5 epochs. Setting the target to 15ms, we stop searching at
the 64-th epoch and obtain 75.7% top-1 accuracy. For fair comparison, we also
evaluate the TF-NAS model derived from the 64-th search epoch and obtain
76.1% top-1 accuracy, 0.4% higher than early stopping. In fact, early stopping
stops the search when collapse occurs, which is a way of stop-losses but cannot
alleviate collapse.
F Transfer Learning on CIFAR10 and CIFAR100
Following EfficientNet [38], we transfer the searched architectures TF-NAS-A,
TF-NAS-B, TF-NAS-C and TF-NAS-D from ImageNet to CIFAR10 [22] and
CIFAR100 [22] by resizing the images from 32× 32 to 224× 224. The results are
shown in Tab. 7.
Architecture CIFAR10 Acc(%) CIFAR100 Acc(%) FLOPs(M)
TF-NAS-A 98.27 88.45 457
TF-NAS-B 98.13 88.26 361
TF-NAS-C 97.96 87.27 284
TF-NAS-D 97.78 85.83 219
Table 7. Transfer learning results on CIFAR10 and CIFAR100.
G Searching for CPU Constrained Architectures
In this section, we demonstrate the results of architecture search with constraint
of CPU latency. We measure the CPU latency via PyTorch1.1, with a batch size
of 1 in single thread on Intel Xeon Gold 6130 @ 2.10GHz. Similarly, we pre-build
a latency look up table as described in [3,40]. We make two latency settings of
60ms and 40ms, and named the searched architectures as TF-NAS-CPU-A and
TF-NAS-CPU-B, respectively. All the search and evaluation hyperparameters
are consistent with Appendix B, except that the dropout rate of TF-NAS-CPU-
A and TF-NAS-CPU-B are both set to 0.2.
As shown in Tab. 8, our TF-NAS-CPU-A achieves 75.8% top-1 accuracy, out-
performing MobileNetV2 1.4× [34] (+1.1%), RCNet-B [42] (1.1%) and SPOS [15]
(0.9%) by large margins with a similar CPU latency. Compared with Proxyless-
NAS (CPU) [4], TF-NAS-CPU-A reduces the CPU latency by about 30% and
improves the top-1 accuracy by 0.5. On pair with MixNet-S [39], it further ob-
tains 1.63× speed up on Intel Xeon Gold 6130 @ 2.10GHz. For the group of
40ms, our TF-NAS-CPU-B is superior to MobileNetV1 [19], MobileNetV2 [34],
DenseNAS-A [13], MobileNetV3 0.75× [18] and FPNASNet [8] on both the top-
1 accuracy and the CPU latency. In addition, Tab. 9 presents all the searched
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TF-NAS models. Obviously, no matter on GPU or CPU, the actual inference
latency is almost the same as the lookup table. It not only illustrates the effec-
tiveness of the pre-built lookup table, but also demonstrates that our method is
able to achieve precise latency constraint.
Architecture
Top-1
Acc(%)
CPU
Latency
FLOPs
(M)
Training
Epochs
Search Time
(GPU days)
MobileNetV2 1.4× [34] 74.7 75.11ms 585 - -
RCNet-B [42] 74.7 69.49ms 471 400 8
SPOS [15] 74.9 60.92ms 328 240 12
ProxylessNAS (CPU) [4] 75.3 84.81ms 439 300 8.3
MixNet-S [39] 75.8 97.92ms 256 - -
TF-NAS-CPU-A (Ours) 75.8 60.11ms 305 250 1.8
MobileNetV1 [19] 70.6 44.93ms 569 - -
MobileNetV2 [34] 72.0 55.46ms 300 - -
DenseNAS-A [13] 73.1 40.21ms 251 240 2.67
MobileNetV3 0.75× [18] 73.3 41.48ms 155 - -
FPNASNet [8] 73.3 42.41ms 300 - 0.83
TF-NAS-CPU-B (Ours) 74.4 40.09ms 230 250 1.8
Table 8. Comparison results of CPU constrained TF-NAS with other manually or
automatically designed architectures on the ImageNet classification task. The CPU
latency is measured with a batch size of 1 on Intel Xeon Gold 6130 @ 2.10GHz.
Architecture
Top-1
Acc(%)
GPU
Latency
GPU Lookup
Table
CPU
Latency
CPU Lookup
Table
FLOPs
(M)
TF-NAS-A 76.9 18.03ms 17.99ms 80.14ms - 457
TF-NAS-B 76.3 15.06ms 14.99ms 72.10ms - 361
TF-NAS-C 75.2 11.95ms 12.03ms 51.87ms - 284
TF-NAS-D 74.2 10.08ms 9.99ms 46.09ms - 219
TF-NAS-A-wose 76.5 18.07ms 17.99ms 72.67ms - 504
TF-NAS-B-wose 76.0 15.09ms 14.99ms 67.66ms - 433
TF-NAS-C-wose 75.0 12.06ms 12.04ms 49.29ms - 315
TF-NAS-D-wose 74.0 10.10ms 9.99ms 44.86ms - 286
TF-NAS-CPU-A 75.8 14.00ms - 60.11ms 59.99ms 305
TF-NAS-CPU-B 74.4 10.29ms - 40.09ms 40.18ms 230
Table 9. Comparisons between GPU and CPU constrained TF-NAS on ImageNet. The
‘GPU/CPU Lookup Table’ means the latency is calculated from the pre-built lookup
table.
H Results on MobileNetV2-based Search Space
In this section, we conduct several experiments on MobileNetV2 [34]-based search
space to demonstrate the universality of TF-NAS. As shown in Tab. 10, the first
two and the last three layers (stages) are fixed and the rest layers are searchable.
There are total 4 candidate operations to be searched in each searchable layer,
where the basic unit is MBInvRes [34]. The detailed configurations are listed
on the right side of Tab. 10. Each candidate operation has a kernel size k = 3
or k = 5 and a continuous expansion ratio e ∈ [2, 4] or e ∈ [4, 8]. The MBIn-
vRes at stage 2 has a fixed configuration of k3 e1. We search for architectures
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based on GPU latency and make two latency settings: 15ms and 10ms. The
searched architectures are named as TF-NAS-MBV2-A and TF-NAS-MBV2-B,
respectively. The latency measurement, the search and the evaluation hyper-
parameters are same with Appendix B, except that the dropout rate of TF-
NAS-MBV2-A and TF-NAS-MBV2-B are set to 0,2 and 0.1, respectively. The
results are presented in Tab.11. Compared with MobileNetV2 [34], our TF-NAS-
MBV2-A and TF-NAS-MBV2-B exceed their competitors by 0.6% and 1.7% on
the top-1 accuracy with less latency. Moreover, under the same GPU latency,
TF-NAS-MBV2-B outperforms MobileNetv3 0.75× [18] by 0.4% top-1 accuracy.
These observations indicate the universality of TF-NAS to other search space.
Stage Input Operation Cout Act L
1 2242 × 3 3× 3 Conv 32 ReLU6 1
2 1123 × 32 MBInvRes 16 ReLU6 1
3 1122 × 16 OPS 24 ReLU6 [1, 2]
4 562 × 24 OPS 32 ReLU6 [1, 3]
5 282 × 32 OPS 64 ReLU6 [1, 4]
6 142 × 64 OPS 96 ReLU6 [1, 4]
7 142 × 96 OPS 160 ReLU6 [1, 4]
8 72 × 160 OPS 320 ReLU6 1
9 72 × 320 1× 1 Conv 1280 ReLU6 1
10 72 × 1280 AvgPool 1280 - 1
11 1280 Fc 1000 - 1
OPS Kernel Expansion
k3 e3 3 [2, 4]
k5 e3 5 [2, 4]
k3 e6 3 [4, 8]
k5 e6 5 [4, 8]
Table 10. Left: Macro architecture of the MobileNetV2-based supernet. “OPS” de-
notes the operations to be searched. “MBInvRes” is the basic block in [34]. “Cout”
means the output channels. “Act” denotes the activation function used in a stage. “L”
is the number of layers in a stage, where [a, b] is a discrete interval. If necessary, the
down-sampling occurs at the first operation of a stage. Right: Candidate operations
to be searched. “Expansion” defines the width of an operation and [a, b] is a continuous
interval.
Architecture
Top-1
Acc(%)
GPU
Latency
FLOPs
(M)
Search Time
(GPU days)
MobileNetV2 1.4× [34] 74.7 16.18ms 585 -
TF-NAS-MBV2-A (Ours) 75.3 14.93ms 445 1
MobileNetV1 [19] 70.6 9.73ms 569 -
MobileNetV2 [34] 72.0 11.15ms 300 -
MobileNetV3 0.75× [18] 73.3 10.01ms 155 -
TF-NAS-MBV2-B (Ours) 73.7 10.06ms 297 1
Table 11. Results on MobileNetV2-based search space. For the GPU latency, we mea-
sure it with a batch size of 32 on a Titan RTX GPU.
I Differences with Previous Works
We compare our TF-NAS with current differentiable NAS for macro search in
Tab. 12. Both TF-NAS and DenseNAS have three search freedoms, but they have
three differences: 1) For the operation-level search, DenseNAS samples one path
with the maximum architecture distribution parameter, increasing the risk of op-
eration collapse. Our TF-NAS employ a bi-sampling algorithm to moderate the
Rethinking Three Search Freedoms of Differentiable NAS 25
operation collapse. 2) DenseNAS couples the width-level and depth-level search
together, where searching for depth is equivalent to searching for the layers with
different widths. Our TF-NAS searches for depth in a sink-connecting space,
which is independent of the width-level search, increasing the search flexibility.
3) DenseNAS adds additional layers and assembles them by dense connection to
search for width. The former greatly increases the GPU memory and the search
time. The later connects a layer to the following four layers with different widths,
which means there are only four choices of width can be searched in each layer.
Differently, our TF-NAS adaptively shrinks and expands the operation channels
to control the architecture width, which has more width choices than Dense-
NAS and can search latency-satisfied architectures. Furthermore, as mentioned
in Appendix C, our approach does not increase additional GPU memory.
On the other hand, our elasticity-scaling strategy is inspired by MorphNet [14].
The differences between them are as follows: 1) Our approach shrinks and ex-
pands a model in a progressively fine-gained manner, but MorphNet only em-
ploys a global manner. 2) Both shrinking and expanding in our approach are
based on the channel importance, while MorphNet uses sparse regularizations
in shrinking and a direct width multiplier in expanding. 3) Model weights are
shared and can be reused in our approach, but the morphed model needs to be
trained from scratch for the next morphing in MorphNet.
Method
Operation-level
Search
Depth-level
Search
Width-level
Search
Search Time
(GPU days)
Searched on
RCNet [42]
√ × × 8 ImageNet
FPNASNet [8]
√ × × 0.83 CIFAR10
ProxylessNAS [4]
√ √ × 8.3 ImageNet
FBNet [40]
√ √ × 9 ImageNet
AtomNAS-A [29]
√ × √ - ImageNet
DenseNAS [13]
√ √ √
3.8 ImageNet
TF-NAS (Ours)
√ √ √
1.8 ImageNet
Table 12. Comparisons with current differentiable NAS for macro search. The dataset
searched on is ImageNet [10] or CIFAR10 [22].
J Sensitivity Analysis of λ
There is a trade-off parameter λ in our TF-NAS to balance between the accuracy
and the latency. In this section, we analysis the sensitivity of λ with or with-
out our proposed elasticity-scaling strategy. Restricted to 15ms target latency,
we set λ to 0.5, 0.2, 0.1, 0.05, 0.02 and 0.01, respectively. As shown in Fig. 8,
without elasticity-scaling, λ has a great impact on the latency of the searched
architecture. On the one hand, small λ (0.05, 0.02 and 0.01) hardly makes the
searched architecture satisfy the target latency, where large jitters can be ob-
served in Fig. 8(d)-(f) (orange lines). On the other hand, large λ (0.5, 0.2 and
0.1) makes the searched architecture slightly fluctuate down and up around the
target 15ms after about 35 epochs (orange lines in Fig. 8(a)-(c)), but cannot
achieve precise target latency. By employing our elasticity-scaling strategy, all
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the settings of λ can search architectures with perfect latency satisfaction (blue
lines in Fig. 8(a)-(f)). Although the target latency can be satisfied by elasticity-
scaling, the accuracies of the searched architectures vary greatly under different
λ. As shown in Tab. 13, λ = 0.1 achieves the best top-1 accuracy. Thus, we set
λ to 0.1 for all the experiments.
λ Top-1 Acc(%) GPU Latency FLOPs(M)
0.5 76.0 15.01ms 363
0.2 76.1 15.14ms 372
0.1 76.3 15.06ms 361
0.05 76.2 15.09ms 361
0.02 75.9 15.10ms 344
0.01 75.7 15.08ms 366
Table 13. Comparisons with different trade-off λ.
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Fig. 8. Searched latencies of various λ. All the search procedures are repeated 5 times,
and we plot the mean, the maximum and the minimum. Zoom in for better view.
K Details of Searched Architectures
The architecture details of our searched TF-NAS-A, TF-NAS-B, TF-NAS-C and
TF-NAS-D are depicted in Tab. 14, Tab. 15, Tab. 16 and Tab. 17, respectively.
For architectures without SE module, i.e. TF-NAS-A-wose, TF-NAS-B-wose,
TF-NAS-C-wose and TF-NAS-D-wose, the details are listed in Tab. 18, Tab. 19,
Tab. 20 and Tab. 21, respectively. Besides, Tab. 22 and Tab. 23 present the
architectures of CPU constrained TF-NAS, i.e. TF-NAS-CPU-A and TF-NAS-
CPU-B. Finally, TF-NAS-MBV2-A and TF-NAS-MBV2-B are summarized in
Tab. 24 and Tab. 25, respectively.
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Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 8 16 ReLU 1
1122 × 16 MBInvRes k3 16 83 32 24 ReLU 2
562 × 24 MBInvRes k5 24 128 0 24 ReLU 1
562 × 24 MBInvRes k3 24 138 48 40 Swish 2
282 × 40 MBInvRes k3 40 297 0 40 Swish 1
282 × 40 MBInvRes k5 40 170 80 40 Swish 1
282 × 40 MBInvRes k5 40 248 80 80 Swish 2
142 × 80 MBInvRes k3 80 500 0 80 Swish 1
142 × 80 MBInvRes k3 80 424 0 80 Swish 1
142 × 80 MBInvRes k3 80 477 0 80 Swish 1
142 × 80 MBInvRes k3 80 504 160 112 Swish 1
142 × 112 MBInvRes k3 112 796 0 112 Swish 1
142 × 112 MBInvRes k3 112 723 224 112 Swish 1
142 × 112 MBInvRes k3 112 555 224 112 Swish 1
142 × 112 MBInvRes k3 112 813 0 192 Swish 2
72 × 192 MBInvRes k3 192 1370 0 192 Swish 1
72 × 192 MBInvRes k3 192 1138 384 192 Swish 1
72 × 192 MBInvRes k3 192 1359 384 192 Swish 1
72 × 192 MBInvRes k5 192 1203 384 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 14. Architecture details of TF-NAS-A.
Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 8 16 ReLU 1
1122 × 16 MBInvRes k3 16 64 32 24 ReLU 2
562 × 24 MBInvRes k3 24 118 48 24 ReLU 1
562 × 24 MBInvRes k5 24 96 48 40 Swish 2
282 × 40 MBInvRes k3 40 203 80 40 Swish 1
282 × 40 MBInvRes k5 40 161 80 40 Swish 1
282 × 40 MBInvRes k3 40 224 0 80 Swish 2
142 × 80 MBInvRes k5 80 361 160 80 Swish 1
142 × 80 MBInvRes k3 80 323 160 80 Swish 1
142 × 80 MBInvRes k3 80 320 160 80 Swish 1
142 × 80 MBInvRes k3 80 324 160 112 Swish 1
142 × 112 MBInvRes k3 112 581 0 112 Swish 1
142 × 112 MBInvRes k3 112 482 224 112 Swish 1
142 × 112 MBInvRes k3 112 667 0 112 Swish 1
142 × 112 MBInvRes k3 112 579 0 192 Swish 2
72 × 192 MBInvRes k3 192 738 0 192 Swish 1
72 × 192 MBInvRes k3 192 1028 384 192 Swish 1
72 × 192 MBInvRes k3 192 1161 384 192 Swish 1
72 × 192 MBInvRes k5 192 881 384 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 15. Architecture details of TF-NAS-B.
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Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 8 16 ReLU 1
1122 × 16 MBInvRes k5 16 64 32 24 ReLU 2
562 × 24 MBInvRes k5 24 48 24 40 Swish 2
282 × 40 MBInvRes k5 40 160 80 40 Swish 1
282 × 40 MBInvRes k5 40 160 80 40 Swish 1
282 × 40 MBInvRes k5 40 160 80 80 Swish 2
142 × 80 MBInvRes k5 80 320 0 80 Swish 1
142 × 80 MBInvRes k5 80 160 0 80 Swish 1
142 × 80 MBInvRes k3 80 320 160 80 Swish 1
142 × 80 MBInvRes k3 80 320 0 112 Swish 1
142 × 112 MBInvRes k5 112 448 224 112 Swish 1
142 × 112 MBInvRes k3 112 448 0 112 Swish 1
142 × 112 MBInvRes k3 112 448 224 112 Swish 1
142 × 112 MBInvRes k3 112 448 224 192 Swish 2
72 × 192 MBInvRes k5 192 768 384 192 Swish 1
72 × 192 MBInvRes k5 192 768 384 192 Swish 1
72 × 192 MBInvRes k3 192 384 192 192 Swish 1
72 × 192 MBInvRes k5 192 768 384 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 16. Architecture details of TF-NAS-C.
Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 8 16 ReLU 1
1122 × 16 MBInvRes k3 16 65 32 24 ReLU 2
562 × 24 MBInvRes k3 24 63 0 24 ReLU 1
562 × 24 MBInvRes k3 24 58 24 40 Swish 2
282 × 40 MBInvRes k5 40 106 0 40 Swish 1
282 × 40 MBInvRes k5 40 80 0 40 Swish 1
282 × 40 MBInvRes k3 40 192 80 80 Swish 2
142 × 80 MBInvRes k3 80 219 0 80 Swish 1
142 × 80 MBInvRes k5 80 320 0 80 Swish 1
142 × 80 MBInvRes k3 80 212 80 80 Swish 1
142 × 80 MBInvRes k3 80 165 0 112 Swish 1
142 × 112 MBInvRes k5 112 245 112 112 Swish 1
142 × 112 MBInvRes k3 112 292 112 112 Swish 1
142 × 112 MBInvRes k3 112 408 112 112 Swish 1
142 × 112 MBInvRes k3 112 538 0 192 Swish 2
72 × 192 MBInvRes k5 192 768 192 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 17. Architecture details of TF-NAS-D.
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Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 0 16 ReLU 1
1122 × 16 MBInvRes k3 16 74 0 24 ReLU 2
562 × 24 MBInvRes k3 24 127 0 24 ReLU 1
562 × 24 MBInvRes k3 24 154 0 40 Swish 2
282 × 40 MBInvRes k5 40 239 0 40 Swish 1
282 × 40 MBInvRes k5 40 234 0 40 Swish 1
282 × 40 MBInvRes k5 40 270 0 80 Swish 2
142 × 80 MBInvRes k3 80 595 0 80 Swish 1
142 × 80 MBInvRes k5 80 506 0 80 Swish 1
142 × 80 MBInvRes k3 80 572 0 80 Swish 1
142 × 80 MBInvRes k3 80 640 0 112 Swish 1
142 × 112 MBInvRes k3 112 895 0 112 Swish 1
142 × 112 MBInvRes k5 112 802 0 112 Swish 1
142 × 112 MBInvRes k3 112 895 0 112 Swish 1
142 × 112 MBInvRes k3 112 817 0 192 Swish 2
72 × 192 MBInvRes k5 192 1536 0 192 Swish 1
72 × 192 MBInvRes k3 192 1281 0 192 Swish 1
72 × 192 MBInvRes k5 192 1495 0 192 Swish 1
72 × 192 MBInvRes k5 192 1536 0 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 18. Architecture details of TF-NAS-A-wose.
Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 0 16 ReLU 1
1122 × 16 MBInvRes k5 16 65 0 24 ReLU 2
562 × 24 MBInvRes k5 24 98 0 24 ReLU 1
562 × 24 MBInvRes k5 24 104 0 40 Swish 2
282 × 40 MBInvRes k5 40 136 0 40 Swish 1
282 × 40 MBInvRes k5 40 135 0 40 Swish 1
282 × 40 MBInvRes k3 40 248 0 80 Swish 2
142 × 80 MBInvRes k3 80 409 0 80 Swish 1
142 × 80 MBInvRes k3 80 530 0 80 Swish 1
142 × 80 MBInvRes k5 80 251 0 80 Swish 1
142 × 80 MBInvRes k3 80 498 0 112 Swish 1
142 × 112 MBInvRes k3 112 639 0 112 Swish 1
142 × 112 MBInvRes k5 112 573 0 112 Swish 1
142 × 112 MBInvRes k3 112 718 0 112 Swish 1
142 × 112 MBInvRes k5 112 896 0 192 Swish 2
72 × 192 MBInvRes k5 192 1209 0 192 Swish 1
72 × 192 MBInvRes k3 192 1276 0 192 Swish 1
72 × 192 MBInvRes k3 192 1536 0 192 Swish 1
72 × 192 MBInvRes k5 192 1526 0 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 19. Architecture details of TF-NAS-B-wose.
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Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 0 16 ReLU 1
1122 × 16 MBInvRes k5 16 64 0 24 ReLU 2
562 × 24 MBInvRes k5 24 96 0 24 ReLU 1
562 × 24 MBInvRes k5 24 48 0 40 Swish 2
282 × 40 MBInvRes k5 40 160 0 40 Swish 1
282 × 40 MBInvRes k5 40 160 0 40 Swish 1
282 × 40 MBInvRes k5 40 160 0 80 Swish 2
142 × 80 MBInvRes k3 80 320 0 80 Swish 1
142 × 80 MBInvRes k5 80 320 0 80 Swish 1
142 × 80 MBInvRes k5 80 320 0 80 Swish 1
142 × 80 MBInvRes k3 80 320 0 112 Swish 1
142 × 112 MBInvRes k3 112 448 0 112 Swish 1
142 × 112 MBInvRes k3 112 448 0 112 Swish 1
142 × 112 MBInvRes k3 112 448 0 112 Swish 1
142 × 112 MBInvRes k3 112 448 0 192 Swish 2
72 × 192 MBInvRes k5 192 768 0 192 Swish 1
72 × 192 MBInvRes k3 192 768 0 192 Swish 1
72 × 192 MBInvRes k5 192 768 0 192 Swish 1
72 × 192 MBInvRes k5 192 768 0 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 20. Architecture details of TF-NAS-C-wose.
Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 0 16 ReLU 1
1122 × 16 MBInvRes k5 16 42 0 24 ReLU 2
562 × 24 MBInvRes k3 24 48 0 24 ReLU 1
562 × 24 MBInvRes k5 24 67 0 40 Swish 2
282 × 40 MBInvRes k3 40 117 0 40 Swish 1
282 × 40 MBInvRes k5 40 105 0 40 Swish 1
282 × 40 MBInvRes k3 40 104 0 80 Swish 2
142 × 80 MBInvRes k3 80 214 0 80 Swish 1
142 × 80 MBInvRes k5 80 194 0 80 Swish 1
142 × 80 MBInvRes k3 80 234 0 112 Swish 1
142 × 112 MBInvRes k3 112 228 0 112 Swish 1
142 × 112 MBInvRes k3 112 457 0 112 Swish 1
142 × 112 MBInvRes k3 112 457 0 112 Swish 1
142 × 112 MBInvRes k3 112 633 0 192 Swish 2
72 × 192 MBInvRes k5 192 973 0 192 Swish 1
72 × 192 MBInvRes k5 192 1081 0 192 Swish 1
72 × 192 MBInvRes k5 192 1116 0 192 Swish 1
72 × 192 MBInvRes k5 192 1161 0 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 21. Architecture details of TF-NAS-D-wose.
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Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 8 16 ReLU 1
1122 × 16 MBInvRes k3 16 64 32 24 ReLU 2
562 × 24 MBInvRes k5 24 96 48 24 ReLU 1
562 × 24 MBInvRes k5 24 96 48 40 Swish 2
282 × 40 MBInvRes k5 40 160 80 40 Swish 1
282 × 40 MBInvRes k5 40 160 80 40 Swish 1
282 × 40 MBInvRes k5 40 160 80 80 Swish 2
142 × 80 MBInvRes k3 80 320 160 80 Swish 1
142 × 80 MBInvRes k3 80 160 80 80 Swish 1
142 × 80 MBInvRes k3 80 320 160 80 Swish 1
142 × 80 MBInvRes k3 80 320 160 112 Swish 1
142 × 112 MBInvRes k3 112 448 224 112 Swish 1
142 × 112 MBInvRes k5 112 448 224 112 Swish 1
142 × 112 MBInvRes k5 112 224 0 112 Swish 1
142 × 112 MBInvRes k3 112 448 224 192 Swish 2
72 × 192 MBInvRes k3 192 768 384 192 Swish 1
72 × 192 MBInvRes k3 192 768 384 192 Swish 1
72 × 192 MBInvRes k3 192 768 384 192 Swish 1
72 × 192 MBInvRes k5 192 768 384 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 22. Architecture details of TF-NAS-CPU-A.
Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU 2
1123 × 32 MBInvRes k3 32 32 8 16 ReLU 1
1122 × 16 MBInvRes k3 16 64 32 24 ReLU 2
562 × 24 MBInvRes k3 24 96 0 24 ReLU 1
562 × 24 MBInvRes k3 24 96 48 40 Swish 2
282 × 40 MBInvRes k5 40 80 0 40 Swish 1
282 × 40 MBInvRes k3 40 80 0 40 Swish 1
282 × 40 MBInvRes k5 40 160 0 80 Swish 2
142 × 80 MBInvRes k3 80 320 0 80 Swish 1
142 × 80 MBInvRes k3 80 160 80 80 Swish 1
142 × 80 MBInvRes k5 80 320 0 80 Swish 1
142 × 80 MBInvRes k3 80 320 0 112 Swish 1
142 × 112 MBInvRes k3 112 448 224 192 Swish 2
72 × 192 MBInvRes k3 192 768 384 192 Swish 1
72 × 192 MBInvRes k5 192 768 0 192 Swish 1
72 × 192 MBInvRes k3 192 768 0 192 Swish 1
72 × 192 MBInvRes k3 192 768 384 320 Swish 1
72 × 320 1× 1 Conv 320 - - 1280 Swish 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 23. Architecture details of TF-NAS-CPU-B.
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Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU6 2
1123 × 32 MBInvRes k3 32 32 0 16 ReLU6 1
1122 × 16 MBInvRes k5 16 106 0 24 ReLU6 2
562 × 24 MBInvRes k3 24 177 0 24 ReLU6 1
562 × 24 MBInvRes k5 24 192 0 32 ReLU6 2
282 × 32 MBInvRes k5 32 249 0 32 ReLU6 1
282 × 32 MBInvRes k3 32 254 0 32 ReLU6 1
282 × 32 MBInvRes k3 32 256 0 64 ReLU6 2
142 × 64 MBInvRes k3 64 512 0 64 ReLU6 1
142 × 64 MBInvRes k5 64 512 0 64 ReLU6 1
142 × 64 MBInvRes k3 64 512 0 64 ReLU6 1
142 × 64 MBInvRes k3 64 512 0 96 ReLU6 1
142 × 96 MBInvRes k5 96 768 0 96 ReLU6 1
142 × 96 MBInvRes k3 96 768 0 96 ReLU6 1
142 × 96 MBInvRes k3 96 768 0 96 ReLU6 1
142 × 96 MBInvRes k3 96 768 0 160 ReLU6 2
72 × 160 MBInvRes k5 160 1280 0 160 ReLU6 1
72 × 160 MBInvRes k5 160 1280 0 160 ReLU6 1
72 × 160 MBInvRes k3 160 1280 0 160 ReLU6 1
72 × 160 MBInvRes k3 160 1280 0 320 ReLU6 1
72 × 320 1× 1 Conv 320 - - 1280 ReLU6 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 24. Architecture details of TF-NAS-MBV2-A.
Input Operation Cin e× Cin ese × Cin Cout Act Stride
2242 × 3 3× 3 Conv 3 - - 32 ReLU6 2
1123 × 32 MBInvRes k3 32 32 0 16 ReLU6 1
1122 × 16 MBInvRes k5 16 64 0 24 ReLU6 2
562 × 24 MBInvRes k5 24 96 0 24 ReLU6 1
562 × 24 MBInvRes k5 24 96 0 32 ReLU6 2
282 × 32 MBInvRes k3 32 159 0 32 ReLU6 1
282 × 32 MBInvRes k5 32 128 0 32 ReLU6 1
282 × 32 MBInvRes k5 32 153 0 64 ReLU6 2
142 × 64 MBInvRes k3 64 336 0 64 ReLU6 1
142 × 64 MBInvRes k5 64 256 0 64 ReLU6 1
142 × 64 MBInvRes k5 64 256 0 64 ReLU6 1
142 × 64 MBInvRes k5 64 301 0 96 ReLU6 1
142 × 96 MBInvRes k3 96 439 0 96 ReLU6 1
142 × 96 MBInvRes k3 96 459 0 96 ReLU6 1
142 × 96 MBInvRes k5 96 386 0 96 ReLU6 1
142 × 96 MBInvRes k3 96 595 0 160 ReLU6 2
72 × 160 MBInvRes k5 160 852 0 160 ReLU6 1
72 × 160 MBInvRes k3 160 1004 0 160 ReLU6 1
72 × 160 MBInvRes k5 160 1037 0 160 ReLU6 1
72 × 160 MBInvRes k5 160 897 0 320 ReLU6 1
72 × 320 1× 1 Conv 320 - - 1280 ReLU6 1
72 × 1280 AvgPool 1280 - - 1280 - -
1280 Fc 1280 - - 1000 - -
Table 25. Architecture details of TF-NAS-MBV2-B.
